Abstract: This letter reports a column-parallel clock skew self-calibration circuit for time-resolved (TR) CMOS image sensors. In TR CMOS imagers, as the time resolution increases, the skew of gating clock between pixels becomes a difficult problem because the clock skew causes the reduction of measurable maximum range in particular pixels or unmeasurable pixels. To calibrate the skew in short time, a column-parallel skew self-calibration circuit based on two-stage delay line and a dual clock tree is proposed. The experimental results show that the skew calibration circuit successfully reduces the skew from 247 ps rms to 25 ps rms , and the calibration time is only 12 µs, which is much faster than the previous work.
Introduction
Time-resolved (TR) CMOS imagers have recently been paid much attention in applications of time-of-flight range imaging [1, 2, 3, 4] , biological imaging [5, 6, 7] , and so on. A state-of-the-art TOF range imager [4] has demonstrated the high range resolution of 0.3 mm, which corresponds to time resolution of 2 ps. Higher time resolution is strongly required for extending the application area of TOF imagers. As the time resolution increases, a skew of gating clock between pixels becomes a difficult problem, because the clock skew causes the reduction of measurable maximum range in particular pixels or unmeasurable pixels. To address this problem, column-parallel skew calibration circuits have been proposed and demonstrated its effectiveness [4] . However, the calibration procedure takes a lot of time, because the delay characteristics of the skew calibration circuits are measured by using optical response and approximately 10 5 to 10 6 measurements or 1 to 9
hours are required for the skew calibration when the frame rate is 30 fps. Electronics-only self-calibration techniques are desired for reduced calibration time and the cost of calibration. A lot of multi-channel skew self-calibration techniques have been reported in high-speed time-interleaved analog-to-digital converters (TiADCs) [8, 9] . However, the techniques used in the TiADCs targeted for relatively small number of channels are not suitable for the column-parallel multi-channel skew calibration in TR imagers which have typically more than 100 columns. In this paper, a column-parallel multi-channel skew self-calibration circuit for highly time-resolved imagers is proposed. The proposed self-calibration technique uses a coarse-fine two-stage delay line for each column and a dual clock tree for supplying skew-corrected gating pulses to a pixel area. This technique is effective for embedding the skew calibration circuit unit in the small pixel pitch while attaining the specified accuracy of skew calibrations. For a proof of concept, an image sensor with the proposed skew calibration circuitry is designed and imple-mented in 0.11 µm CMOS image sensor (CIS) technology, and the experimental results are shown to demonstrate its effectiveness.
2 Column-parallel clock skew calibration circuit for TR imagers
In TR CMOS imagers, a gating clock is supplied to pixels by column-parallel clock drivers. Because the clock driver has to drive a large capacitance due to a large number of gates in one pixel column, a large clock skew may occur between columns. The skew includes both random and systematic components, which are mainly due to device mismatches and a voltage drop of power supply line, respectively. The systematic skew due to the power-supply voltage drop of a clock driver is dominant according to [4] .
The proposed skew calibration circuit is shown in Fig. 1(a) . It consists of a bang-bang phase detector (BPD) based on a SR latch and two-stage delay line. Each stage includes a 7-bit up-down counter (CNT). The amount of delay is controlled by the CNT value. The first and second stages have a different calibration range and resolution, and are used for coarse and fine calibrations, respectively. Besides the main column, it also includes a reference column with almost identical design to the main column. The reference column gives a reference gating clock, REF_CLK for the main column via a clock tree. The BPD detects the phase difference between REF_CLK and a modulation clock of each column, CLK_PIX, and the results, i.e. up and down signals are counted by the CNTs only when enable signals (EN_CALC, EN_CALF) are asserted. As a result, the two-state delay line of each main column is controlled such that the skews between columns are minimized. Unlike the previous skew calibration circuit [4] , the proposed circuit works as a bang-bang digital DLL, and realizes a short-time self-calibration without any optical response measurements. The level shifters to high and low levels (LSH and LSL, respectively) in the figure are necessary to meet a working voltage of gates in the pixel. A pattern generator (PG) is used for generating the gating clock as well as a CNT latch clock. The resulting frequency of the gating clock is one third of that of the input clock, CLK.
A phase diagram and timing chart of the skew calibration circuit is shown in Fig. 1(b) . The skew calibration is carried out only one time after power on, and then image capture begins: accumulation phase and readout phase are repeated. First, the CNTs of the first and second stages are initialized by RST_CNT. The coarse calibration is then done when EN_CALC is asserted. After that, EN_CALF becomes high, and the fine calibration is carried out.
The BPD is widely used in digital phase locked loops (PLLs) and DLLs [10] . It detects the polarity of the phase difference only and lacks the magnitude of phase difference with the feature of no systematic timing offset. In the design for the skew calibration circuit for TR imagers, the SR latch based BPD shown in Fig. 1(c) is used. It requires only eight transistors. The less number of transistors is suitable for the column-parallel skew calibration. The two inputs of an SR latch are assigned to CLK_PIX and REF_CLK. The outputs, QP and QN, are used for the up and down inputs of the CNT, respectively. The simulated phase characteristic of the BPD is shown in Fig. 1(d) .
As shown in Fig. 1(a) , the first stage of the delay generator uses a voltagecontrolled delay line (VCDL) controlled by the CNT via a 7-bit current-steering digital-to-analog converter (DAC), which has a nonlinear and wide range characteristics suitable for coarse calibration. On the other hand, the second stage uses a digitally-controlled delay line (DCDL) in which the delay is adjusted by changing the value of variable load capacitors [11] . Because of the linear delay characteristic, the DCDL is suitable for fine calibration. Simulation results of Fig. 2 show the delay correction range and delay correction step as a function of digital code. The VCDL (first stage) has the delay correction range of 1.84 ns and the step of maximally 210 ps. The DCDL (second stage) has the simulated correction range of 360 ps with the delay step of approximately 2.8 ps.
In this clock-skew calibration circuit, two clock trees are used; one is for the gating clock drivers supplied to pixels and other is for the reference clocks. The clock tree for distributing the reference clocks into all the columns is a key point of the design. Since the load capacitance of inverters in the clock tree is much smaller than that of the modulation clock drivers connected to pixels in each column, the clock skew due to the clock tree is also much smaller than that of the clock drivers. However, the skew due to the clock tree remains after skew calibration. To minimize the skew in the reference clock tree, the layout is carefully designed to meet symmetricity, and the power supply lines for the reference clock tree are separated from other parts of power supply lines. In the post-layout simulation, the estimated systematic skew is approximately 10 ps p-p , which is sufficient for the application in TR imagers.
Simulation results for the clock skew calibration are shown in Fig. 3 . In this simulation, the different delays are given at two columns as an initial skew before calibration and the residual skews after calibration are simulated for the cases calibrated with the first stage only (VCDL only) and both the first and second stages (VCDL and DCDL). After the calibration with the first stage only, the skew of 122.8 ps rms still remains. After the calibration with the first and second stages, the residual skew is reduced to 2.3 ps rms .
Experimental results
In order to demonstrate the proposed skew calibration circuit, a TR imager is implemented using 0.11 µm CIS technology. The prototype has a pixel array of 256 (H) Â 8 (V) and the column pinch is 22.4 µm. The unit pixel has 45 high-speed charge modulators based on lateral electric field modulation (LEFM) [12] , and those are connected in parallel. The configuration of the LEFM detectors is similar to [3] , i.e. the modulator has three outputs with one drain. In this paper, only main pixels (200 (H) Â 4 (V)) and the output of one tap from each pixel are characterized for the purpose of the proof of the concept of the proposed skew calibration technique. The input clock and gating clock frequencies are set to 100 MHz, and 33 MHz, respectively.
The measured skews with and without calibrations are shown in Fig. 4 . The skew is characterized with the same manner as the previous work [4] . The amount of delays in the pixel response waveform to a short laser pulse is measured for every columns. With calibration, the skew is reduced from 247 ps rms to 65 ps rms and 25 ps rms for the calibrations with the first stage only and both the first and second stages, respectively. The calibration time is only 12 µs, which is much shorter than that of the previous work [4] .
Conclusion
This letter descries a column-parallel clock skew self-calibration circuit for TR CMOS image sensors. The two-stage delay line comprised with VCDL and DCDL covers a wide calibration range with high resolution and the dual clock-tree technique is essential for controlling clock skews of all the pixels within a specified tolerance range of skews. The experiment results of the prototype chip shows that the clock skew has been reduced from 247 ps rms to 25 ps rms with short calibration time. This technique can widely be used for TR CMOS image sensors.
